CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Experimentally validated three dimensional GCT wafer level simulations
Authors
,
,
+8 more
,
M Antoniou
M Arnold
N Lophitis
I Nistor
F Udrea
J Vobecky
T Wikström
Publication date
8 August 2012
Publisher
Abstract
In this paper we present a wafer level three-dimensional simulation model of the Gate Commutated Thyristor (GCT) under inductive switching conditions. The simulations are validated by extensive experimental measurements. To the authors' knowledge such a complex simulation domain has not been used so far. This method allows the in depth study of large area devices such as GCTs, Gate Turn Off Thyristors (GTOs) and Phase Control Thyristors (PCTs). The model captures complex phenomena, such as current filamentation including subsequent failure, which allow us to predict the Maximum Controllable turn-off Current (MCC) and the Safe Operating Area (SOA) previously impossible using 2D distributed models. © 2012 IEEE
Similar works
Full text
Available Versions
CUED - Cambridge University Engineering Department
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:generic.eprints.org:457227...
Last time updated on 15/07/2020