VLSI hardware neural accelerator using reduced precision arithmetic

Authors
Publication date
1 January 1990
Publisher
The University of Edinburgh

Abstract

Abstract is not available.

    Similar works

    Full text

    thumbnail-image

    Available Versions

    Edinburgh Research Archive

    redirect
    oaioai:era.ed.ac.uk:1842/13280
    Last time updated on 07/06/2021