CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
SABRE: A bio-inspired fault-tolerant electronic architecture
Authors
A G Pipe
A M Tyrrell
+32 more
Abbas A
Braitenberg V
Bremner P
Bremner P
Cazeaux J M
Cohen I R
Corporaal H
G Dragffy
G Tempesti
Gerhart J
Gordon T G W
Habinc S
Haddow P C
Hana H H
J Timmis
Jones M
Lin T-T Y
Liu Y
M Samie
Mondada F
Mudry P A
P Bremner
Prodan L
Rossier J
Samie M
Samie M
Samie M
Smith G L
Trefzer M A
Wang C-W
Y Liu
Zhang X
Publication date
1 March 2013
Publisher
'IOP Publishing'
Doi
Cite
Abstract
As electronic devices become increasingly complex, ensuring their reliable, fault-free operation is becoming correspondingly more challenging. It can be observed that, in spite of their complexity, biological systems are highly reliable and fault tolerant. Hence, we are motivated to take inspiration for biological systems in the design of electronic ones. In SABRE (self-healing cellular architectures for biologically inspired highly reliable electronic systems), we have designed a bio-inspired fault-tolerant hierarchical architecture for this purpose. As in biology, the foundation for the whole system is cellular in nature, with each cell able to detect faults in its operation and trigger intra-cellular or extra-cellular repair as required. At the next level in the hierarchy, arrays of cells are configured and controlled as function units in a transport triggered architecture (TTA), which is able to perform partial-dynamic reconfiguration to rectify problems that cannot be solved at the cellular level. Each TTA is, in turn, part of a larger multi-processor system which employs coarser grain reconfiguration to tolerate faults that cause a processor to fail. In this paper, we describe the details of operation of each layer of the SABRE hierarchy, and how these layers interact to provide a high systemic level of fault tolerance. © 2013 IOP Publishing Ltd
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
UWE Bristol Research Repository
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:uwe-repository.worktribe.c...
Last time updated on 08/06/2020
Crossref
See this paper in CORE
Go to the repository landing page
Download from data provider
info:doi/10.1088%2F1748-3182%2...
Last time updated on 01/04/2019