CORE
πΊπ¦Β
Β make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Hardware Implementation Of Single Phase Three-Level Cascaded H-Bridge Multilevel Inverter Using Sinusoidal Pulse Width Modulation
Authors
A Shamsul Rahimi A Subki
Wan Norhisyam Abd Rashid
+3Β more
Aiman Zakwan Jidin
Mohd Zaidi Mohd Tumari
Ahmad Nizamuddin Muhammad Mustafa
Publication date
1 June 2019
Publisher
Institute Of Advanced Engineering And Science (IAES)
Abstract
In this paper a hardware implementation of single-phase cascaded H-bridge three level multilevel inverter (MLI) using sinusoidal pulse width modulation (SPWM) is presented. There are a few interesting features of using this configuration, where less component count, less switching losses, and improved output voltage/current waveform. The output of power inverter consists of three form, that is, square wave, modified square wave and pure sine wave. The pure sine wave and modified square wave are more expensive than square wave. The focus paper is to generate a PWM signal which control the switching of MOSFET power semiconductor. The sine wave can be created by using the concept of Schmitt-Trigger oscillator and low-pass filter topology followed by half of the waveform will be eliminated by using the circuit of precision half-wave rectifier. Waveform was inverted with 180ΒΊ by circuit of inverting op-amp amplifier in order to compare saw-tooth waveform. Two of PWM signal were produced by circuit of PWM and used digital inverter to invert the two PWM signal before this PWM signal will be passed to 2 MOSFET driver and a 3-level output waveform with 45 Hz was produced. As a conclusion, a 3-level output waveform is produced with output voltage and current recorded at 22.5 Vrms and 4.5 Arms. The value of measured resistance is 0.015 Ξ© that cause voltage drop around 0.043 V. Based on the result obtained, the power for designed inverter is around 100W and efficiency recorded at 75%
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
Universiti Teknikal Malaysia Melaka (UTeM) Repository
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:eprints.utem.edu.my:24108
Last time updated on 02/01/2020