CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
A CNFET-based hybrid multi-threshold 1-bit full adder design for energy efficient low power applications
Authors
M. Hosseinzadeh
M. Maleknejad
+3 more
S. Mohammadi
H.R. Naji
K. Navi
Publication date
1 January 2018
Publisher
Abstract
In this article, a low-power and energy-efficient hybrid full adder circuit is proposed, which is implemented based on multi-threshold NAND and NOR gates and transmission gate multiplexers. In order to implement this circuit, carbon nano tube field effect transistors are utilised. For evaluating the proposed design, comprehensive simulations are performed with regard to the most important aspects power, delay and power-delay product. The results are presented and displayed the superiority of the proposed cell in different voltage levels, load conditions, temperatures and robustness against process variations. © 2018, © 2018 Informa UK Limited, trading as Taylor & Francis Group
Similar works
Full text
Available Versions
eprints Iran University of Medical Sciences
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:eprints.iums.ac.ir:6200
Last time updated on 10/10/2019