Sugrue, Patrick

English

This portfolio presents three separate design and development projects. Each project addresses a different aspect of ISDN testing. Field programmable gate array (FPGA) technology was employed to facilitate the development. The design and development work produced a hardware platform that could be reconfigured to provide the test features associated with each project. The three projects were, a power spectrum density (PSD) measurement facility for basic-rate ISDN, a bit-error rate test (BERT) facility for basic-rate ISDN, and a passive monitor for basic-rate ISDN. The project work demonstrated how greater test feature integration could be achieved while allowing future features to be easily incorporated as software upgrades reducing the development time to market for new products

University of South Wales Research Explorer

Reconfigurable logic test methodologies for ISDN

https://pure.southwales.ac.uk/files/2106665/P._Sugrue_2003_2059430.pdf

Reconfigurable logic test methodologies for ISDN

Abstract

Similar works

Full text

Available Versions

University of South Wales Research Explorer