The trend in semiconductor packages is to become smaller, hence tighter clearances in the design
With tight clearances in Fig. 1 denoted by A-D parameters, wirebonding from die to bond finger becomes more critical and challenging, and risk of wire-related rejects increase