Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vt and Dual-Tox Assignment

Authors
    Publication date
    1 January 2006
    Publisher
    'Institute of Electrical and Electronics Engineers (IEEE)'
    Doi

      Abstract

      Abstract is not available.

        Similar works

        Full text

        thumbnail-image

        Available Versions

        Crossref

        redirect
        Last time updated on 05/06/2019