Goal: To demonstrate charge-trapping in a TANOS Stack at RIT Gate stack film depositions determined by experimentation, testing C-V structures fabricated and tested by patterning gate stack with GCA C-V Mask. NMOS charge-trap flash devices currently being fabricated with modified version of AdvCMOS150 Process w/ TANO gate stack
