Sani, Awais Hussain

Nunez-Yanez, Jose Luis

This paper proposes an architecture inspired by ARM big.LITTLE that combines a hardened host with a cluster of soft processors of different complexities, performance and energy profiles. This coarse-grained FPGA overlay architecture results in a hardware accelerator that offers software like programmability, fast compilation, improved design productivity and application portability. A programming flow based on OpenCL is introduced to allow application programmers to implement parallel algorithms at higher level of abstractions. Current OpenCL tools for FPGAS suffer from long compilation times and limited compiler support. Minor changes to the algorithm normally mean full implementation cycles that can take several hours to complete. The proposed architecture allows changes to the application at run-time with cross-compilation done in the host during program execution. To compensate for the loss of performance compared with custom logic the FPGA cluster supports adaptive voltage scaling that enables higher clock frequencies and better adaptation to the program load. Experimental results demonstrates 70% improvement in computational time and 80% reduction in energy consumption by computing OpenCL kernel on different clusters and various operating voltages and frequencies.</p

Explore Bristol Research

Energy proportional computing with OpenCL on a FPGA-based overlay architecture

Awais Hussain Sani

Jose Luis Nunez-Yanez

Crossref

Anonymous

Biblioteca Digital de la Comunidad de Madrid

Boletín oficial de la provincia de Madrid: 30/10/1909

https://research-information.bristol.ac.uk/files/112040346/PID4505647_1_.pdf

Energy proportional computing with OpenCL on a FPGA-based overlay architecture

Abstract

Similar works

Full text

Available Versions

Explore Bristol Research

Crossref

Biblioteca Digital de la Comunidad de Madrid