research

Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder

Authors
Publication date
1 January 2014
Publisher
'Institute of Electrical and Electronics Engineers (IEEE)'
Doi

    Abstract

    postprin

      Similar works

      Full text

      thumbnail-image

      Available Versions

      Crossref

      redirect
      oaiinfo:doi/10.1109%2Ftcsii.2014....
      Last time updated on 20/06/2021

      HKU Scholars Hub

      redirect
      oaioai:hub.hku.hk:10722/248403
      Last time updated on 21/11/2017