In this article, we present a novel fixed-point 16-bit word-width 64-point FFT/IFFT processor developed primarily for the application in the OFDM based IEEE 802.11a Wireless LAN (WLAN) baseband processor. The 64-point FFT is realized by decomposing it into a 2-D structure of 8-point FFTs. This approach reduces the number of required complex multiplications compared to the conventional radix-2 64-point FFT algorithm. The complex multiplication operations are realized using shift-and-add operations. Thus, the processor does not use any 2-input digital multiplier. It also does not need any RAM or ROM for internal storage of coefficients. The proposed 64-point FFT/IFFT processor has been fabricated and tested successfully using our in-house 0.25 ?m BiCMOS technology. The core area of this chip is 6.8 mm2. The average dynamic power consumption is 41 mW @ 20 MHz operating frequency and 1.8 V supply voltage. The processor completes one parallel-to-parallel (i. e., when all input data are available in parallel and all output data are generated in parallel) 64-point FFT computation in 23 cycles. These features show that though it has been developed primarily for application in the IEEE 802.11a standard, it can be used for any application that requires fast operation as well as low power consumption

Grass, Eckhard

Jagdhold, Ulrich

Maharatna, Koushik

English

In this paper, we present a novel fixed-point 16-bit word-width 64-point FFT/IFFT processor developed primarily for the application in an OFDM-based IEEE 802.11a wireless LAN baseband processor. The 64-point FFT is realized by decomposing it into a two-dimensional structure of 8-point FFTs. This approach reduces the number of required complex multiplications compared to the conventional radix-2 64-point FFT algorithm. The complex multiplication operations are realized using shift-and-add operations. Thus, the processor does not use a two-input digital multiplier. It also does not need any RAM or ROM for internal storage of coefficients. The proposed 64-point FFT/IFFT processor has been fabricated and tested successfully using our in-house 0.25-/spl mu/m BiCMOS technology. The core area of this chip is 6.8 mm/sup 2/. The average dynamic power consumption is 41 mW at 20 MHz operating frequency and 1.8 V supply voltage. The processor completes one parallel-to-parallel (i.e., when all input data are available in parallel and all output data are generated in parallel) 64-point FFT computation in 23 cycles. These features show that though it has been developed primarily for application in the IEEE 802.11a standard, it can be used for any application that requires fast operation as well as low power consumption.In this paper, we present a novel fixed-point 16-bit word-width 64-point FFT/IFFT processor developed primarily for the application in an OFDM-based IEEE 802.11a wireless LAN baseband processor. The 64-point FFT is realized by decomposing it into a two-dimensional structure of 8-point FFTs. This approach reduces the number of required complex multiplications compared to the conventional radix-2 64-point FFT algorithm. The complex multiplication operations are realized using shift-and-add operations. Thus, the processor does not use a two-input digital multiplier. It also does not need any RAM or ROM for internal storage of coefficients. The proposed 64-point FFT/IFFT processor has been fabricated and tested successfully using our in-house 0.25-/spl mu/m BiCMOS technology. The core area of this chip is 6.8 mm/sup 2/. The average dynamic power consumption is 41 mW at 20 MHz operating frequency and 1.8 V supply voltage. The processor completes one parallel-to-parallel (i.e., when all input data are available in parallel and all output data are generated in parallel) 64-point FFT computation in 23 cycles. These features show that though it has been developed primarily for application in the IEEE 802.11a standard, it can be used for any application that requires fast operation as well as low power consumption

Maharatna, K

Grass, E

Jagdhold, U

Explore Bristol Research

A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM

Southampton (e-Prints Soton)

A 64-point Fourier transform chip for video motion compensation using phase correlation,”

A chip set for pipeline and parallel pipeline

A fast single-chip implementation of 8192 complex point FFT,”

A low-power 64-point FFT/IFFT architecture for wireless broadband communication,” in

A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity,”

A new efficient systolic architecture for the 2-D discrete Fourier transform,” in

A novel 64-point FFT/IFFT processor for IEEE 802.11a standard,” in

A quasi radix-16 FFT VLSI processor,” in

A radix-8 wafer scale FFT processor,”

A systolic array for

An expandable column FFT architecture using circuit switching network,”

COBRA: A 100-MOPS single-chip programmable and expandable FFT,”

Highly pipelined VLSI architecture for computation of fast fourier transforms,”

M3 Architecture Specification Rev. 1.3: Functional Specification, Technische Universität,

On the single chip implementation of a hiperlan/2 and IEEE802.11a capable modem,”

Parallelism in fast Fourier transform hardware,”

Perfect shuffle VLSI implementation: Applications to sorting and FFT computation,” in

Supplement to Standard [for] Information Technology-Telecommunications and Information Exchange Between Systems—Local and Metropolitan Area Networks-Specific Requirements—Part 11: Wireless

Two kinds of array architecture for FFT processor,” in

Very fast Fourier transform algorithms hardware for implementation,”

A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM

Abstract

Similar works

Full text

Available Versions

Explore Bristol Research

Southampton (e-Prints Soton)