research

Synchronous counter Patent

Abstract

Synchronous counter design incorporating cascaded binary stages driven by previous stages and inputs through NAND gate

    Similar works