A Dual-Retention Time Architecture towards Secure and High Performance STT-RAM Main Memory Subsystem

Authors
Publication date
25 February 2014
Publisher
한국반도체연구조합

Abstract

2

    Similar works

    Full text

    thumbnail-image

    Available Versions

    포항공과대학교

    redirect
    oaioai:oasis.postech.ac.kr:2014.o...
    Last time updated on 08/08/2018