CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Fault Injection on FPGA implementations of Trivium Stream Cipher using Clock Attacks
Authors
Carlos Jesús Jiménez Fernández
Francisco Eugenio Potestad Ordóñez
Manuel Valencia Barrero
Publication date
1 January 2016
Publisher
Universitat Politécnica de Catalunya
Abstract
Ministerio de Economía y Competitividad TEC2010-16870Ministerio de Economía y Competitividad TEC2013-45523-RMinisterio de Economía y Competitividad CSIC 201550E03
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
idUS. Depósito de Investigación Universidad de Sevilla
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:idus.us.es:11441/105828
Last time updated on 11/04/2021
UPCommons
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:upcommons.upc.edu:2117/992...
Last time updated on 17/04/2020
UPCommons. Portal del coneixement obert de la UPC
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:upcommons.upc.edu:2117/992...
Last time updated on 01/05/2017