Pamunuwa, Dinesh

Qin, Tyson

Rana, Sunil

Integrated circuits based on nano-electro-mechanical (NEM) relays are a promising alternative to conventional CMOS technology in ultra-low energy applications due to their (near) zero stand-by energy consumption. Here we describe the details of an overarching design framework for NEM relays, including automated synthesis from design entry in RTL to layout, based on commercially available EDA tools and engines. Critical differences between relays and FETs manifest in fundamentally different timing characteristics, which significantly affect static timing analysis and the requisite timing models. The adaptation of existing EDA methods, models, tools and platforms for logic and physical synthesis to account for these differences are described, providing insight into large-scale design of NEM relay-based digital processors. A historically well-known processor, the Intel 4004, and a modern MIPS32 compatible processor are synthesized based on a NEM relay-based standard cell library to demonstrate the customized synthesis methodology. An energy study is carried out using the proposed design framework on benchmark circuits implemented in existing CMOS nodes and NEM node, to better understand the energy saving potential of NEM technology

Explore Bristol Research

Design methodologies, models and tools for very-large-scale integration of NEM relay-based circuits

Tian Qin

Sunil Rana

Dinesh Pamunuwa

Crossref

https://research-information.bris.ac.uk/files/80375377/Dinesh_Pamunuwa_Design_Methodologies_Models_and_Tools_for_Very_Large_Scale_Integration_of_NEM_Relay_Based_Circuits.pdf

Design methodologies, models and tools for very-large-scale integration of NEM relay-based circuits

Abstract

Similar works

Full text

Available Versions

Explore Bristol Research

Crossref