With interconnect increasingly contributing to the electrical behaviour of integrated circuits, both by higher frequencies and smaller dimensions, it becomes increasingly important to incorporate its behaviour into simulations of ICs. This can be done rather elegantly by summarizing interconnect behaviour into a compact or reduced order model which is then co-simulated with the circuit. A similar approach can be used in the case of more conventional printed circuit boards. The SVDLaguerre algorithm proposed by Knockaert and De Zutter [4] can be used for this purpose. In this paper, we describe an e#cient implementation of the algorithm for multiple inputs, and show how the mathematical reduced order models can be translated into realizable circuit elements
