Decomposition and encoding of finite state machines for FPGA implementation

Abstract

xii+187hlm.;24c

    Similar works