A digital delay interpolator may include an array of multiplexers, each multiplexer configured to be input with first and second input voltages, one of the first and second input voltages being delayed in respect to the other, and receive a respective selection signal. The digital delay interpolator may include output lines respectively coupled to the array of multiplexers, and an output terminal configured to be coupled in
common to the output lines. Each multiplexer may be configured to selectively output on the respective output line one of the firrst and the second input voltages based upon a logic value of the respective selection signal
