Mixed synchronous/asynchronous digital contol architecture for Voltage Regulation Modules

Authors
Publication date
1 January 2004
Publisher

Abstract

Abstract is not available.

    Similar works

    Full text

    thumbnail-image

    Available Versions

    Archivio istituzionale della ricerca - Università degli Studi di Udine

    redirect
    oaioai:air.uniud.it:11390/852897
    Last time updated on 12/11/2016