The thesis titled “MP3 Hardware Audio decoder” describes about the hardware and software
resources for decoding the MPEG1 bitstream. The dual architecture model in the hardware
with instruction set tailored for audio decoding helps to reduce number of cycles and
memory. The coding was done in assembly and testing was carried out in “model Sim”, with
compliance bit streams for correctness of decode
