research

Integrating high-level synthesis derived hardware accelerators on an FPGA-based SoC: evaluation and analysis of design alternatives

Authors
Publication date
10 June 2016
Publisher
Doi

    Abstract

    Abstract is not available.

      Similar works

      Full text

      thumbnail-image

      Available Versions

      DSpace at NTUA

      redirect
      oaioai:dspace.lib.ntua.gr:1234567...
      Last time updated on 18/08/2016