Barrera, E.

Castro, R.

Lopez, J.M

Ruiz, M.

Sanz, D.

Vega, J.

UPCommons. Portal del coneixement obert de la UPC

17th TC-4 Workshop IWADC on ADC and DAC Modeling and TestingJuly 18th and 19th 2013   Barcelona 43At every time, all FlexRIO cards are adjusting its internal clocks trying to put in phase with the PXI-6682 timing card, by a hardware mechanisim. This method makes easy to ob-tain static measurement errors in the drift. Avoiding the use of software elements makes the system an accurate solution to distribute the IEEE1588 Clock to every DAQ in the system. The maximum absolute value of drift obtained between PTP timing card and every RIO/FlexRIO devices is less than 200 ns. The value for the sampling rate can be up to 2.5MS/s without Time-Stamp overlaping.Synchronized DAQ system prototype architecture.  IEEE1588 V2 Clock Distribution in FlexRIO Devices: Clock Drift MeasurementD.Sanz69, M.Ruiz69, J.M.Lopez69, R.Castro68, J.Vega68, E.Barrera6913TF125   Double Squirrel Cage Induction Motors: a New Approach to Detect Rotor Bar Failures A. O. Di Tommaso106, R. Miceli106, C. Spataro106The purpose of this paper is to present a diagnosis technique, for rotor broken bar in double cage induction motor, based on a combined use of frequency sliding and wavelet transform analysis, to isolate the contribution of the rotor fault compo-nents issued from vibration signals in a single frequency band. The validity of the proposed diagnosis approach is not limited to the analysis under steady-state operating conditions, but also for time-varying conditions where rotor fault compo-nents are spread in a wide frequency range.13TF154

IEEE1588 V2 clock distribution in FlexRIO devices: clock drift measurement

Abstract

Similar works

Full text

Available Versions

UPCommons. Portal del coneixement obert de la UPC