A synchronous multiprocessor architecture for digital signal processing

Abstract

Issued as Final report, Project no. E-21-606 (includes subproject no. G-36-649

    Similar works