Flexible VLSI architectures for the iterative decoding of parallel concatenated convolutional codes

Authors
Publication date
1 January 2003
Publisher
Shaker

Abstract

Abstract is not available.

    Similar works

    Full text

    thumbnail-image

    Available Versions

    Publikationsserver der RWTH Aachen University

    redirect
    oaioai:publications.rwth-aachen.d...
    Last time updated on 25/05/2016