CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
A modem in CMOS technology for data communication on the low-voltage power line
Authors
Manuel Delgado-Restituto
Carlos Domínguez-Matas
+6 more
Sara Escalera
José Manuel García-González
Oscar Guerra
G. Liñán-Cembrano
Ángel Rodríguez-Vázquez
Rocío del Río
Publication date
29 October 2013
Publisher
'Elsevier BV'
Doi
Cite
Abstract
This paper presents a CMOS 0.8 μm mixed-signal half-duplex Modem ASIC for data transmission on the low-voltage power line. It includes all the analog circuitry needed for input interfacing and modulation/demodulation (low-noise amplifier, PLL-based frequency synthesis, tunable filter banks, and decision circuitry), logic circuitry for control purposes, and an output amplifier used as front-end for an off-chip line driver. The chip demodulates signals down to 283μVrms (these are worst case values among 30 randomly-selected samples used as vehicles for detailed electrical characterization; most of the samples featured 200 μVrms sensitivity; bit error rate (BER) is below 0.5×10-5) at 10kbps, and operates correctly in the whole industrial temperature range, from -45°C to 80°C, under 5% variations of the 5V supply voltage. This ASIC is now in commercial production. © 2003 Elsevier B.V.Peer Reviewe
Similar works
Full text
Available Versions
Digital.CSIC
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:digital.csic.es:10261/8527...
Last time updated on 25/05/2016