CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
用CPLD实现DSP与背板VME总线之间的连接
Authors
刘彩虹,陈秀萍,敬岚
Publication date
Publisher
Abstract
介绍了采用CPLD实现DSP芯片TMS320C6713和背板VME总线之间高速数据传输的系统设计方法。设计中采用VHDL语言对CPLD进行编程。同时由于CPLD的现场可编程特性,增强了整个系统的灵活性
Similar works
Full text
Available Versions
Institutional Repository of Institute of Modern Physics, CAS
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:ir.impcas.ac.cn:113462/353...
Last time updated on 24/05/2016