Thin film transfer for the fabrication of multiple gate MOS transistors

Abstract

A new approach in double gate devices processing based on the wafer bonding of a thin SOI film on pre-etched cavities is presented. In this context, wafer bonding parameters are analyzed. The effects of surface activation and annealing conditions are qualified, quantified and a viable solution is proposed