synchronisation and interprocessor communication is an important aspect of parallel processing. This report presents the details of an interrupt driven mechanism for synchronisation and inter-processor communication between the Processors through hardware digital design and its impelmentation on Flosolver Mk 1A
