A HEURISTIC FOR OPTIMIZING THE PHYSICAL LAYOUT AND NETWORK TOPOLOGY OF INTEGRATED 3D MULTI-CHIP SYSTEMS UNDER TEMPERATURE CONSTRAINTS

Authors
Publication date
1 December 2018
Publisher
University of Hawaiʻi at Mānoa

Abstract

M.S. Thesis. University of Hawaiʻi at Mānoa 2018

    Similar works

    Full text

    thumbnail-image

    Available Versions

    ScholarSpace at University of Hawai'i at Manoa

    redirect
    oaioai:scholarspace.manoa.hawaii....
    Last time updated on 09/07/2019