Coordinated Science Laboratory was formerly known as Control Systems LaboratoryNational Aeronautics and Space Administration / NASA NAG 1-613Joint Services Electronics Program / N00014-90-J-127

Chung, Pi-Yu

Fuchs, W. Kent

Wang, Yi-Min

Illinois Digital Environment for Access to Learning and Scholarship Repository

Design and Scheduling for Periodic Concurrent Error Detection and Recovery in Processor Arrays

IDEALS @ Illinois

Periodic application of time-redundant error checking provides the trade-off between error detection latency and performance degradation. The goal is to achieve high error coverage while satisfying performance requirements. We derive the optimal scheduling of checking patterns in order to uniformly distribute the available checking capability and maximize the error coverage. Synchronous buffering designs using data forwarding and dynamic reconfiguration are described. Efficient single-cycle diagnosis is implemented by error pattern analysis and direct-mapped recovery cache. A rollback recovery scheme using start-up control for local recovery is also presented

NASA Technical Reports Server

English

Design and scheduling for periodic concurrent error detection and recovery in processor arrays

https://www.ideals.illinois.edu/bitstream/handle/2142/74530/B53-CRHC_92_08.pdf?sequence=2&isAllowed=y

Design and Scheduling for Periodic Concurrent Error Detection and Recovery in Processor Arrays

Abstract

Similar works

Full text

Available Versions

Illinois Digital Environment for Access to Learning and Scholarship Repository

IDEALS @ Illinois

NASA Technical Reports Server