CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
An FPGA Based Testbench for Reliability and Endurance Characterization of Nonvolatile Memory
Authors
Vikram M.N. Rao
Publication date
1 May 2002
Publisher
Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Abstract
Coordinated Science Laboratory was formerly known as Control Systems LaboratoryJet Propulsion Laboratory / JPL 122991Ope
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
Illinois Digital Environment for Access to Learning and Scholarship Repository
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:www.ideals.illinois.edu:21...
Last time updated on 11/06/2018
