Farhadi Beldachi, Arash F

Nunez-Yanez, Jose L

English

The ability of scaling power and performance at run-time enables the creation of computing systems in which energy is consumed in proportion of the work to be done and the time available to do it. These systems favour active energy-efficient states in which useful computation is performed at low energy instead of using inactive energy savings modes that incur large latency and energy penalties to enter and exit modes in which the system is halted. This is particular useful in servers that spend most of their time at around 30% utilization and are rarely fully idle or at maximum utilization. A feature of an energy proportional computing system is that it must exhibit a wide dynamic range with multiple levels of energy and performance available. In this context this paper investigates how these levels can be obtained in commercially available state-of-the-art 28 nm FPGAs and characterizes its benefits. Adaptive voltage and frequency scaling is employed to deliver proportional performance and power in these FPGA devices. The results reveal that the available voltage and frequency margins create a large number of performance and energy states with scaling possible at run-time with low overheads. Power savings of up to 64.98% are possible maintaining the original performance at a lower voltage

Explore Bristol Research

A sub-threshold fpga with low-swing dual-vdd interconnect in 90nm cmos.

Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform.

Adaptive Voltage Scaling with in-situ Detectors in Commercial FPGAs,&quot;

Clock-aware placement for FPGAs.

Dynamic voltage scaling for commercial FPGAs.

Evaluation of lowleakage design techniques for field programmable gate arrays.

Heterogeneous routing architecture for low-power FPGA fabric.

Information available at http://www.ti.com/lit/ug/sluu490/sluu490.pdf 11

Low-power fpga using pre-defined dual-vdd/dual-vt fabrics.

Measuring the gap between fpgas and asics.

On the interaction between power-aware fpga cad algorithms.

Reducing leakage energy in fpgas using region constrained placement.

Vdd programmability to reduce fpga interconnect power.

Run-time power and performance scaling in 28 nm FPGAs

https://research-information.bris.ac.uk/files/32551965/Run_time_power_and_performance_scaling2.pdf

Run-time power and performance scaling in 28 nm FPGAs

Abstract

Similar works

Full text

Available Versions

Explore Bristol Research