A Canonical Form for Circuit Diagrams

Abstract

A canonical form for circuit diagrams with a designated start state is presented. The form is based upon nite automata minimization and Shannon's canonical form for boolean expressions.

    Similar works

    Full text

    thumbnail-image

    Available Versions