Comparing RTL and Behavioral Design Methodologies in the Case of a 2M Transistors ATM Shaper

Abstract

This paper describes the experience and the lessons learned during the design of an ATM traffic shaper circuit using behavioral synthesis. The experiment is based on the comparison of the results of two parallel design flows starting from the same specification. The first used a classical design method based on RTL synthesis. The second design flow is based on behavioral synthesis. The experiment has shown that behavioral synthesis is able to produce efficient design in terms of gate count and timing while bringing three-fold reduction in design effort when compared to RTL design methodology