Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií
Abstract
This work presents an easy-to-use library of clock domain crossing modules and a methodology for it's use. These crossings are inevitable in moderately complex firmware designs. Incorrectly implemented clock domain crossing modules can lead to data corruption or data loss. For correct functionality of these crossings it is necessary to apply correct constraints. Automatic application of contraints is a part of the created library. Its easy use is also supported by the methodology for selection of correct clock domain crossing module in the form of a decision tree
