Low voltage high-SNR pipeline data converters

Abstract

design strategy is presented for obtaining high-SNR (14 bits or higher) in a low voltage pipeline data converter. This is accomplished with the removal of the S/H input stage and the use of a rail-to-rail input stage. The rail-to-rail input requires a reference calibration scheme to maintain converter linearity, and is implemented as a radix calibration