Anuradha Chathuranga Ranasinghe,

Gerez, Sabih H.

English

This article presents a novel implementation scheme of the essential circuit blocks for high-performance, full-precision Booth multipliers leveraging a hybrid logic style. By exploiting the behavior of parasitic capacitance of MOSFETs, a carefully engineered design style is employed to reduce dynamic power dissipation while improving the glitch immunity of the circuit blocks. The circuit-level techniques along with the proposed signal-flow optimization scheme prevent the generation and propagation of spurious activities in both partial-product and adder-tree stages. Two full-precision Booth multipliers built from proposed strategies were compared to the state-of-the-art versions known from literature by means of extensive post-layout simulations in 65-nm CMOS technology. The proposed versions on average demonstrated up to 10% and 30% power savings in general

Anuradha Chathuranga Ranasinghe

University of Twente Research Information

Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers

https://ris.utwente.nl/ws/files/219507917/glitch.pdf

Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers

Abstract

Similar works

Full text

Available Versions

University of Twente Research Information