Balasubramonian, Rajeev

Nagarajan, Vijay

Oswald, Nicolai

Patil, Adarsh

English

As technologies continue to shrink, memory system failure rates have increased, demanding support for stronger forms of reliability. In this work, we take inspiration from the two-tier approach that decouples correction from detection and explore a novel extrapolation. We propose Dvé, a hardware-driven replication mechanism where data blocks are replicated in 2 different sockets across a cache-coherent NUMA system. Each data block is also accompanied by a code with strong error detection capabilities so that when an error is detected, correction is performed using the replica. Such an organization has the advantage of offering two independent points of access to data which enables: (a) strong error correction that can recover from a range of faults affecting any of the components in the memory, upto and including the memory controller, and (b) higher performance by providing another nearer point of memory access. Dvé realizes both of these benefits via Coherent Replication, a technique that builds on top of existing cache coherence protocols for not only keeping the replicas in sync for reliability, but also to provide coherent access to the replicas during fault-free operation for performance. Dvé can flexibly provide these benefits on-demand by simply using the provisioned memory capacity which, as reported in recent studies, is often underutilized in today's systems. Thus, Dvé introduces a unique design point that offers higher reliability and performance for workloads that do not require the entire memory capacity.</p

Edinburgh Research Explorer

Dvé:Improving DRAM reliability and performance on-demand via coherent replication

https://www.research.ed.ac.uk/files/343366339/Dv_PATIL_DOA04032021_AFV.pdf

Dvé:Improving DRAM reliability and performance on-demand via coherent replication

Abstract

Similar works

Full text

Available Versions

Edinburgh Research Explorer