Nielson, Flemming

Nielson, Hanne Riis

Tolstrup, Terkel Kristian

We describe a fragment of the hardware description language VHDL that is suitable for implementing the Advanced Encryption Standard algorithm. We then define an Information Flow analysis as required by the international standard Common Criteria. The goal of the analysis is to identify the entire information flow through the VHDL program. The result of the analysis is presented as a non-transitive directed graph that connects those nodes (representing either variables or signals) where an information flow might occur. We compare our approach to that of Kemmerer and conclude that our approach yields more precise results

Online Research Database In Technology

Information Flow Analysis for VHDL

http://orbit.dtu.dk/ws/files/2739640/imm4329.pdf

Information Flow Analysis for VHDL

Abstract

Similar works

Full text

Available Versions

Online Research Database In Technology