CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Analysis of ISSQ/IDDQ testing implementation and circuit partitioning in CMOS cell-based design
Authors
Carles Ferrer Ramis
Diego Mateo Peña
+3 more
Joan Oliver
Jose Antonio Rubio Sola
Mercedes Rullán Ayza
Publication date
1 January 1996
Publisher
'Institute of Electrical and Electronics Engineers (IEEE)'
Doi
Abstract
© 1996 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.Difference between ISSQ and IDDQ testing strategies is presented, discussing the dependency of area overhead and sensing speed on the technology. The current sensor implementation style suitable for cell-based design methodology or semi-custom design style is proposed Experimental results for each strategy are discussed. Finally, different types of partitioning strategies are showed, taken into account the parallelism of the gates.Peer ReviewedPostprint (published version
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
UPCommons. Portal del coneixement obert de la UPC
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:upcommons.upc.edu:2117/372...
Last time updated on 07/10/2022