Transistorized circuit clamps voltage with 0.1 percent error
Authors
Publication date
1 April 1965
Publisher
Abstract
Transistorized clamping circuit clamps either of two voltage levels to input of digital-to-analog resistive matrix with 0.1 percent error. Clamping circuit technique has analog, digital, and hybrid circuit applications
