A two-step 5b logarithmic ADC with minimum step-size of 0.1% full-scale for MLC phase-change memory readout

Authors
    Publication date
    Publisher
    'Institute of Electrical and Electronics Engineers (IEEE)'
    Doi

      Abstract

      Abstract is not available.

        Similar works

        Full text

        thumbnail-image

        Available Versions

        Crossref

        redirect
        oaiinfo:doi/10.1109%2Fcicc.2014.6...
        Last time updated on 22/07/2021