On-chip generator of a saw-tooth test stimulus for ADC BIST

Abstract

International audienceIn the context of analog BIST for A-to-D converters, this paper presents an implementation of an on-chip ramp generator. It is demonstrated that the proposed original adaptive scheme allows the internal generation of a highly saw-tooth signal with a very precise control of the signal amplitude. In addition, the implementation of the adaptive ramp generator exhibits a very low silicon area

    Similar works

    Full text

    thumbnail-image

    Available Versions