CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Synthesis and VHDL Implementation of Fuzzy Logic Controller for Dynamic Voltage and Frequency Scaling (DVFS) Goals in Digital Processors
Authors
E.P. Dadios
J.D. Echeverri Escobar
J. Pineda de Gyvez
H.R. Pourshaghaghi
Publication date
1 January 2012
Publisher
'IntechOpen'
Doi
Cite
Abstract
Abstract is not available.
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
IntechOpen
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:intechopen.com:34214
Last time updated on 07/05/2020
NARCIS
See this paper in CORE
Go to the repository landing page
Download from data provider
Last time updated on 18/06/2018
Crossref
See this paper in CORE
Go to the repository landing page
Download from data provider
info:doi/10.5772%2F36184
Last time updated on 03/12/2019
Repository TU/e
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:library.tue.nl:748513
Last time updated on 15/02/2017
Pure OAI Repository
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:pure.tue.nl:openaire_cris_...
Last time updated on 11/08/2023
Pure OAI Repository
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:pure.tue.nl:publications/2...
Last time updated on 11/08/2023