CORE
🇺🇦Â
 make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
SSTL I/O Standard based Simulation of Energy Efficient VCM on FPGA
Authors
Manvendra Janmaijaya
Md Tanesh Atiqur Kumar
Rahman
S M Mohaiminul Islam
Publication date
6 March 2020
Publisher
Abstract
Abstract-In this paper SSTL I/O standard based simulation is implemente
Similar works
Full text
Available Versions
CiteSeerX
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:CiteSeerX.psu:10.1.1.1043....
Last time updated on 07/12/2020
