25 research outputs found

    Process and System for Establishing a Moving Target Connection for Secure Communications in Client/Server Systems

    Get PDF
    A system and method performs a moving target blind rendezvous by exchanging data through a distributed hash table. The system allows users to securely send small pieces of information over a network while only requiring an exchange of public keys ahead of time. The system relies on the size and resilience of the BitTorrent Distributed Hash Table and the security properties of cryptographic constructions such as Elliptic Curve Diffie-Hellman key exchange and secure one-way hash functions.https://digitalcommons.usmalibrary.org/patents/1000/thumbnail.jp

    Pspice for basic circuit analysis/ Tront

    No full text
    vi, 121 hal.: ill.; 23 cm

    Pspice for basic circuit analysis/ Tront

    No full text
    vi, 121 hal.: ill.; 23 cm

    Block-Level Logic Extraction from CMOS VLSI Layouts

    No full text

    System Architectural Design of a Hardware Engine for Moving Target IPv6 Defense Over IEEE 802.3 Ethernet

    No full text
    The Department of Homeland Security Cyber Security Division (CSD) chose Moving Target Defense as one of the fourteen primary Technical Topic Areas pertinent to securing federal networks and the larger Internet. Moving Target Defense over IPv6 (MT6D) employs an obscuration technique offering keyed access to hosts at a network level without altering existing network infrastructure. This is accomplished through cryptographic dynamic addressing, whereby a new network address is bound to an interface every few seconds in a coordinated manner. The goal of this research is to produce a Register Transfer Level (RTL) network security processor implementation to enable the production of an Application Specific Integrated Circuit (ASIC) variant of MT6D processor for wide deployment. RTL development is challenging in that it must provide system level functions that are normally provided by the Operating System\u27s kernel and supported libraries. This paper presents the architectural design of a hardware engine for MT6D (HE-MT6D) and is complete in simulation. Unique contributions are an inline stream-based network packet processor with a Complex Instruction Set Computer (CISC) architecture, Network Time Protocol listener, and theoretical increased performance over previous software implementations

    WriteOn1.0

    No full text
    corecore