2 research outputs found
Optimized Implementation of Memristor-Based Full Adder by Material Implication Logic
Recently memristor-based applications and circuits are receiving an increased
attention. Furthermore, memristors are also applied in logic circuit design.
Material implication logic is one of the main areas with memristors. In this
paper an optimized memristor-based full adder design by material implication
logic is presented. This design needs 27 memristors and less area in comparison
with typical CMOS-based 8-bit full adders. Also the presented full adder needs
only 184 computational steps which enhance former full adder design speed by 20
percent.Comment: International Conference on Electronics Circuits and Systems (ICECS),
201
Development of Compute-in-Memory Memristive Crossbar Architecture with Composite Memory Cells
In this chapter, we discuss the compute-in-memory memristive architectures and develop a 2M1M crossbar array which can be applied for both memory and logic applications. In the first section of this chapter, we briefly discuss compute-in-memory memristive architectural concepts and specifically investigate the current state off the art composite memristor-based switch cells. Also, we define their applications e.g. digital/analog logic, memory, etc. along with their drawbacks and implementation limitations. These composite cells can be designed to be adapted into different design needs can enhance the performance of the memristor crossbar array while preserving their advantages in terms of area and/or energy efficiency. In the second section of the chapter, we discuss a 2M1M memristor switch and its functionality which can be applied into memory crossbars and enables both memory and logic functions. In the next section of the chapter, we define logic implementation by using 2M1M cells and describe variety of in-memory digital logic 2M1M gates. In the next section of the chapter, 2M1M crossbar array performance to be utilized as memory platform is described and we conceived pure memristive 2M1M crossbar array maintains high density, energy efficiency and low read and write time in comparison with other state of art memory architectures. This chapter concluded that utilizing a composite memory cell based on non-volatile memristor devices allow a more efficient combination of processing and storage architectures (compute-in-memory) to overcome the memory wall problem and enhance the computational efficiency for beyond Von-Neumann computing platforms