Demonstration of fine pitch FCOB (Flip Chip on Board) assembly based on solder bumps at Fermilab

Bump bonding is a superior assembly alternative compared to conventional wire bond techniques. It offers a highly reliable connection with greatly reduced parasitic properties. The Flip Chip on Board (FCOB) procedure is an especially attractive packaging method for applications requiring a large number of connections at moderate pitch. This paper reports on the successful demonstration of FCOB assembly based on solder bumps down to 250um pitch using a SUESS MA8 flip chip bonder at Fermilab. The assembly procedure will be described, microscopic cross sections of the connections are shown, and first measurements on the contact resistance are presented.Comment: 4 pages, 8 figure

Development of 3D integrated circuits for HEP

Three dimensional integrated circuits are well suited to improving circuit bandwidth and increasing effective circuit density. Recent advances in industry have made 3D integrated circuits an option for HEP. The 3D technology is discussed in this paper and several examples are shown. Design of a 3D demonstrator chip for the ILC is presented

Radiation measurements inside the CDF detector

During the last CDF experimental period from 6/88 to 6/1/89, radiation measurements were made inside the detector on or near the beampipe using various types of monitors. The purpose of the tests was to help predict the radiation levels for future electronics which must be located close to the interaction area. The results from two different types of monitors, PIN diodes and TLD's are reported in this paper. The TLD's (Harshaw/Filtrol type 700) are sensitive to x-rays, gammas, alphas, electrons, and protons. They are calibrated against a cesium source and corrected for nonlinear effects at higher radiation levels. The PIN diodes (Harshaw/Filtrol type DN-156) are sensitive only to neutrons. The devices are calibrated for 1 MeV neutrons and require correction factors for neutrons at other energy levels. All of the monitors were placed just outside of the VTPC, but still inside the CDF magnetic field. The monitors were located 68 inches from the center of the interaction region. The beam pipe is 2 inches in diameter. Therefore the closest monitoring points were on the beampipe or 1 inch from the beam. 5 figs., 2 tabs

Performance of the CAMEX64 silicon strip readout chip

The CAMEX64 is a 64 channel full custom CMOS chip designed specifically for the readout of silicon strip detectors. CAMEX which stands for CMOS Multichannel Analog MultiplEXer for Silicon Strip Detectors was designed by members of the Franhofer Institute for Microelectronic Circuits and Systems and the Max Planck Institute for Physics and Astrophysics. Each CAMEX channel has a switched capacitor charge sensitive amplifier with 4 sampling capacitors and a multiplexing scheme for reading out each of the channels on an analog bus. The device uses multiple sampling capacitors to filter and reduce input noise. Filtering is controlled through sampling techniques using external clocks. The device operates in a double correlated sampling mode and therefore cannot separate detector leakage current from a charge input. Normal operation of this device is similar to all other silicon readout chips designed and built thus far in that there is a data acquisition cycle during which charge is simultaneously accepted on all channels for a short period of time from a detector array, followed by a readout cycle where that charge or hit information is read out. This device works especially well for colliding beam experiments where the time of charge arrival is accurately known. However it can be used in fixed target or asynchronous mode where the time of charge arrival is not well known. In the asynchronous mode it appears that gain is somewhat dependent on the time interval required to decide whether or not to accept charge input information and thus the maximum signal to noise performance found with the synchronous mode may not be achieved in the asynchronous mode. 18 figs., 5 tabs

A programmable, low noise, multichannel asic for readout of pixelated amorphous silicon arrays

Pixelated amorphous silicon arrays used for detecting X-rays have a number of special requirements for the readout electronics. Because the pixel detector is a high density array, custom integrated circuits are very desirable for reading out the column signals and addressing the rows of pixels to be read out. In practice, separate chips are used for readout and addressing. This paper discusses a custom integrated circuit for processing the analog column signals. The chip has 32 channels of low noise integrators followed by sample and hold circuits which perform a correlated double sample. The chip has several programmable features including gain, bandwidth, and readout configuration

New preamplifier for particle detectors

A new preamplifier for particle detectors has been designed and built for the Fermilab VTPC by Fujitsu of Japan. The device, designated MB43458, is a semi-custom monolithic assembled in a small, low mass package. The purpose of this report is to document the preliminary tests which have been done thus far. Tests are continuing to expand upon the results presented herein

Monolithic Active Pixel Matrix with Binary Counters in an SOI Process

The design of a Prototype monolithic active pixel matrix, designed in a 0.15 {micro}m CMOS SOI Process, is presented. The process allowed connection between the electronics and the silicon volume under the layer of buried oxide (BOX). The small size vias traversing through the BOX and implantation of small p-type islands in the n-type bulk result in a monolithic imager. During the acquisition time, all pixels register individual radiation events incrementing the counters. The counting rate is up to 1 MHz per pixel. The contents of counters are shifted out during the readout phase. The designed prototype is an array of 64 x 64 pixels and the pixel size is 26 x 26 {micro}m{sup 2}

Design of an advanced readout chip for silicon strip detectors

Work was begun in 1990 on the development of an advanced readout chip (ARC) for silicon strip detectors. Features of the proposed device include compatibility with close bunch spacing and double sided detectors, and on chip analog storage, digitization, and data sparsification. Chip have been designed to check all of these concepts, fabricated in the VTI 2 micron process, and tested. The circuit configurations and test results are presented in this paper