Search CORE

55 research outputs found

Reduction in Power Consumption of Packet Counter on VIRTEX-6 FPGA by Frequency Scaling

Author: Hussain Dil muhammed Akbar
Pandey Bishwajeet
Pandey Nisha
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/12/2017
Field of study

Power Analysis of Energy Efficient DES Algorithm and Implementation on 28nm FPGA

Author: Hussain Dil muhammed Akbar
Pandey Bishwajeet
Thind Vandana
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/08/2016
Field of study

SSTL Based Low Power Thermal Efficient WLAN Specific 32bit ALU Design on 28nm FPGA

Author: Das Teerath
Hussain Dil Muhammed Akbar
Kalia Kartik
Pandey Bishwajeet
Publication venue
Publication date: 01/03/2016
Field of study

Power Efficient Design of DisplayPort (7.0) Using Low-voltage differential signaling IO Standard Via UltraScale Field Programming Gate Arrays

Author: Abdullah M.F.L.
Das Bhagwan
Hussain Dil muhammed Akbar
Pandey Bishwajeet
Publication venue: 'Gyancity Research Consultancy'
Publication date: 01/01/2017
Field of study

A Novel Noise Free Transmission Technique for Designing 100Gb/s Future Generation Optical Communication System

Author: Abdullah M.F.L.
Chowdhry Bhawani Shankar
Das Bhagwan
Hussain Dil muhammed Akbar
Pandey Bishwajeet
Publication venue
Publication date: 01/01/2017
Field of study

SSTL I/O Standard Based Environment Friendly Energy Efficient ROM Design on FPGA

Author: Bansal Meenakshi
Bansal Neha
Hussain Dil Muhammad Akbar
Kalra Lakshay
Pandey Bishwajeet
Saini Rishita
Publication venue: 'Institute of Electrical and Electronics Engineers (IEEE)'
Publication date: 01/11/2014
Field of study

A Discussion about Upgrading the Quick Script Platform to Create Natural Language based IoT Systems

Author: Das Bhagwan
Hussain Dil muhammed Akbar
Jain Vishal
Khanna Anirudh
Pandey Bishwajeet
Publication venue: 'Indian Society for Education and Environment'
Publication date: 01/12/2016
Field of study

Leakage Power Reduction with Various IO Standards and Dynamic Voltage Scaling in Vedic Multiplier on Virtex-6 FPGA

Author: Das Bhagwan
Hussain Dil muhammed Akbar
Pandey Bishwajeet
Rehman M. Atiqur
Saxena Abhay
Publication venue: 'Indian Society for Education and Environment'
Publication date: 01/07/2016
Field of study

Leakage Power Consumption of Address Register Interfacing with Different Families of FPGA

Author: Ahmad Shabeer
Hussain Dil Muhammad Akbar
Kumar Keshav
Pandey Bishwajeet
Pandit Amit K.
Singh Deepa
Publication venue: 'Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP'
Publication date: 01/07/2019
Field of study

Power Efficient Frequency Scaled and ThermalAware Control Unit Design on FPGA

Author: Ahmad Shabeer
Hussain Dil Muhammad Akbar
Kumar Keshav
Pandey Bishwajeet
Pandit Amit K.
Singh Deepa
Publication venue: 'Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP'
Publication date: 01/07/2019
Field of study

…

core

core